Next: MIPS Features, Up: Standard Target Features
The `org.gnu.gdb.arm.core' feature is required for ARM targets. It should contain registers `r0' through `r13', `sp', `lr', `pc', and `cpsr'.
The `org.gnu.gdb.arm.fpa' feature is optional. If present, it should contain registers `f0' through `f7' and `fps'.
The `org.gnu.gdb.xscale.iwmmxt' feature is optional. If present, it should contain at least registers `wR0' through `wR15' and `wCGR0' through `wCGR3'. The `wCID', `wCon', `wCSSF', and `wCASF' registers are optional.